

FIG. 1

Power supply control signal 98




FIG. 2





FIG. 3



4 / 27

FIG. 4




FIG. 5






FIG. 6



5 / 27

FIG. 7



6 / 27

FIG. 8





FIG. 9



7 / 27

FIG. 10




FIG. 11





FIG. 12



8 / 27

FIG. 13




FIG. 14





FIG. 15



9 / 27

FIG. 16






FIG. 17




10 / 27

FIG. 18



11 / 27

FIG. 19



12 / 27

FIG. 20






FIG. 21



14 / 27

FIG. 22



15 / 27

FIG. 23





FIG. 24



17 / 27

FIG. 25




FIG. 26




FIG. 27

18 / 27

(Supply voltage value $V_0 > V_1 > \dots > V_n$)






FIG. 28




20 / 27

FIG. 29



21 / 27

FIG. 30



22 / 27

F I G . 31




FIG. 32





FIG. 33



25 / 27

FIG. 34




FIG. 35





FIG. 36

TR5



Mutation

TR6

